Energy-Efficient Design of Battery-Powered Embedded Systems

Tajana Simunić, Student Member, Luca Benini, Member, Giovanni De Micheli, Fellow

Abstract—Energy-efficient design of battery-powered systems demands optimizations in both hardware and software. We present a modular approach for enhancing instruction-level simulators with cycle-accurate simulation of energy dissipation in embedded systems. Our methodology tightly couples component models to make our approach more accurate. Performance and energy computed by our simulator are within 5% tolerance of hardware measurements on the SmartBadge [2]. We show how the simulation methodology can be used for hardware design exploration aimed at enhancing the SmartBadge with real-time MPEG video feature.

In addition, we present a profiler that relates energy consumption to the source code. Using the profiler, we can quickly and easily redesign the MP3 audio decoder software to run in real-time on the SmartBadge with low energy consumption. Performance increase of 92% and energy consumption decrease of 77% over the original executable specification have been achieved.

Keywords—low-power-design, system-level, performance-tradeoffs, power-consumption-model

I. INTRODUCTION

Energy consumption is a critical factor in system-level design of embedded portable appliances. In addition, low cost with fast time to market are crucial. As a result, typical portable appliances are built of commodity components and have a microprocessor-based architecture. Full system evaluation is often done on prototype boards resulting in long design times. FPGA hardware emulators are sometimes used for functional debugging but cannot give accurate estimates of energy consumption or performance. Performance can be evaluated using instruction-set simulators (e.g., [1]), but there is limited or no support for energy consumption evaluation.

Ideally, when designing an embedded system built of commodity components, a designer would like to explore a limited number of architectural alternatives and test functionality, energy consumption and performance without the need to build a prototype first. In addition, designers need to optimize software both during hardware development and once the prototype is built in order to get the best performance and energy consumption from the system. Embedded software optimization requires tools for estimating the impact of program transformations on energy consumption and performance.

This work presents a complete solution for all embedded system design issues discussed above. The distinctive features of our approach are the following: (i) complete system-level and component energy consumption estimates as well as battery lifetime estimates (ii) ability to explore multiple architectural alternatives and (iii) easy estimation of the impact of software changes both during and after the architectural exploration. The tool set is integrated within the instruction set simulator provided by ARM Ltd. [1]. It consists of two components: a cycle-accurate system-level energy consumption simulator with battery lifetime estimation and a system profiler that correlates both energy consumption and performance with the code. Our tools have been tested on a real-life industrial application, and have proven to be both accurate (within 5% of hardware measurements) and highly effective in optimizing the energy consumption in embedded systems (energy consumption reduced by 77%). In addition, they are very flexible and easy to adopt to different systems. The tools contain general models for all typical embedded system components but the microprocessor. In order to adopt the tools to another processor, the ARM ISS needs to be replaced by the ISS for the processor of interest.

The rest of this manuscript is organized as follows. We discuss related work in Section II. System model and the methodology for cycle-accurate simulation of energy dissipation are presented in Section III. Section IV shows that the simulation results of timing and energy dissipation using the methodology presented are within 5% of the hardware measurements for the Dhrystone test case. Hardware architecture trade-offs for SmartBadge's real-time MPEG video decode design are explored using cycle-accurate energy simulation in Section V. The profiling support we have developed is presented in Section VI. A full software design example of MP3 audio decoder for the SmartBadge that uses our profiler is shown in Section VII.

II. RELATED WORK

As portable embedded systems have grown in importance in recent years, so has the need for tools that enable energy consumption estimation for such systems. CAE support for embedded system design is still limited. Commercial tools target mainly functional verification and performance estimation [3], [4], [5], [6], but provide no support for energy-related cost metrics.

Processor energy consumption is generally estimated by instruction-level power analysis, first proposed by Tiwari et al. [24], [25]. This technique estimates the energy consumed by a program by summing the energy consumed by the execution of each instruction. Instruction-by-instruction energy costs, together with non-ideal effects, are pre-characterized once for all for each target processor. An approach proposed recently in [12] attempts to evaluate the effects of different cache and bus configurations using linear equations to relate the main cache characteristics to system performance and energy consumption. This approach does not account for highly non-linear behavior in cache accesses for different cache configurations that are both data and architecture dependent.

A few research prototype tools that estimate the energy consumption of processor core, caches and main memory in SOC design have been proposed [7], [10]. Memory energy consumption is estimated using cost-per-access models. Processor execution traces are used to drive memory models, thereby neglecting the non-negligible impact of a non-ideal memory system on program execution. The final system energy is obtained by summing over the contribution of each component. The main limitation of the approaches presented in [7], [10] is that the interaction between memory system (or I/O peripherals) and processor is not modeled.

A more recent approach presented in [11] combines multiple power estimators into one simulation engine thus enabling detailed simulation of some components, while using high-level models for others. This approach is able to account for interaction between memory, cache and processor at run time,
but at the cost of potentially long run-times. Longer run-times are caused by different abstraction levels of various simulators and by the overhead in communication between different components. The techniques that enable significant simulation speedup are presented, but at the cost of the loss of detail in software design and in the input data trace.

Cycle-accurate register-transfer level energy estimation is presented in [8]. This tool integrates RT level processor simulator with DineroIII cache simulator and memory model. It is shown to be within 15% of HSPICE simulations. Unfortunately, this approach is not practical for component-based designs such as the one presented in this paper, as it requires knowledge of the internal design of system components. In addition, it is slower than our approach as it models at lower abstraction level.

An alternative approach for energy estimation using measurements as a basis for estimation is presented in PowerScope tool [9]. PowerScope requires two computers to collect the measurement statistics, some changes to the operating system source code and a digital multimeter. Although this system enables accurate code profiling of an existing system, it would be very difficult to use it for both hardware and software architecture exploration we present in this paper, as in the early design stages neither hardware nor operating systems or software are available for measurements.

Finally, previous approaches do not focus on battery life optimization, the ultimate goal of energy optimization for portable systems. In fact, when the battery subsystem is not considered in energy estimation significant errors can result [21]. Some analytical estimates of the tradeoff between battery capacity and delay in digital CMOS systems are presented in [18]. Battery capacity is strongly dependent on the discharge current as can be seen from any battery data sheet [22]. Hence, it is important to accurately model discharge current as a function of time in an embedded system.

In contrast to previous approaches, in this work memory models and processor instruction-level simulator are tightly integrated together with an accurate battery model into cycle-accurate simulation engine. Estimation results obtained with our simulator are shown to be within 5% of measured energy consumption in hardware. In addition, we accurately model battery discharge current. Since we develop only one simulation engine, there is no overhead in executing simulators at different levels of abstraction, or in the interface between them. Thus, our approach enables fast and accurate architecture exploration for both energy consumption and performance.

In an industrial environment, the degrees of freedom in hardware design for embedded portable appliances are often very limited but for software a lot more freedom is available. As a result, a primary requirement for system-level design methodology is to effectively support code energy consumption optimization. Several techniques for code optimization have been presented in the past. A methodology that combines automated and manual software optimizations focused on optimizing memory accesses has been presented in [17]. Tiwari et al. [24], [25] uses instruction-level energy models to develop compiler-driven energy optimizations such as instruction reordering, reduction of memory operands, operand swapping in Booth multipliers, efficient usage of memory banks, and series of processor specific optimizations. Several other optimizations have been suggested, such as energy efficient register labeling during the compile phase [19], procedure inlining and loop unrolling [7] as well as instruction scheduling [27]. Work presented in [20] applies a set of compiler optimizations concurrently and evaluates the resulting energy consumption via simulation.

All of the techniques discussed above focus on automated instruction-level optimizations driven by the compiler. Unfortunately, currently available commercial compilers have limited capabilities. The improvements gained when using standard compiler optimizations are marginal compared to writing energy efficient source code [16]. The largest energy savings were observed at the inter-procedural level that compilers have not been able to exploit.

Code optimization requires extensive program execution analysis to identify energy-critical bottlenecks and to provide feedback on the impact of transformations. Profiling is typically used to relate performance to the source code for CPU and L1 cache [1]. Leveraging our estimation engine, we implemented a code profiling tool that gives percentages of time and energy spent in each procedure for every system component, not only CPU and L1 cache. Thanks to energy profiling, the programmer can easily identify the most energy-critical procedures, apply transformations and estimate their impact not only on processor energy consumption, but also on memory hierarchy and system busses.

Our approach enables complete system-level and component energy consumption estimates as well as battery lifetime estimates. In addition, it provides an ability to quickly explore multiple architectural alternatives. Finally, it enables software optimization both during and after architectural exploration using our energy profiling tool. In the following section we present the cycle-accurate energy simulator architecture together with energy consumption models for the components modeled.

III. System model

Typical portable embedded systems have processors, storage and peripherals. We use SmartBadge [2] throughout this paper as a vehicle to illustrate our methodology and to obtain hardware measurements. The SmartBadge, shown in Figure 1, is an embedded system consisting of the StrongARM-1100 processor, FLASH, SRAM, sensors, and modem/audio analog front-end on a PCB board powered by the batteries through a DC-DC converter. The initial goal in designing the SmartBadge was to allow a computer or a human user to provide location and environmental information to a location server through a heterogeneous network. The SmartBadge could be used as a corporate ID card, attached (or built in) to devices such as PDAs and mobile telephones, or incorporated in computing systems. The design goal for the SmartBadge has since been extended to combine location awareness and authentication with audio and video support. We will illustrate how our methodology has been used for architecture exploration of the new SmartBadge that needed to support real-time MPEG video decode feature. In addition, we will show how our profiler and code optimizations can be used to improve code for MP3 audio decoder.

![SmartBadge](image)

The system we use in this work to illustrate our methodology,
the SmartBadge, has an ARM processor. As a result, we implemented the energy models as extensions to the cycle-accurate instruction-level simulator for the ARM processor family, called the ARMinulator [1]. The ARMinulator is normally used for functional and performance validation. Figure 2 shows the simulator architecture. The typical sequence of steps needed to set up system simulation can be summarized as follows: (i) the designer provides a simple functional model for each system component other than the processor. (ii) The functional model is annotated with a cycle-accurate performance model. (iii) Application software (written in C) is cross-compiled and loaded in specified locations of the system memory model. (iii) The simulator runs the code and the designer can analyze execution using a cross-debugger or collecting statistics. A designer interested in using our methodology would only need to additionally provide cycle-accurate energy models for each component during step (ii) of the simulation setup. Thus, the designer can obtain power estimates with little incremental effort.

We developed a methodology for enhancing cycle-accurate simulator with energy models of typical components used in embedded system design. Each component is characterized with equivalent capacitance for each of its power states. Energy spent per cycle is a function of equivalent capacitance, current voltage and frequency. The equivalent capacitance allows us to easily scale energy consumed for each component as frequency or voltage of operation change. Equivalent capacitances are calculated given the information provided in data sheets.

Internal operation of our simulator proceeds as follows. On each cycle of execution the ARMinulator sends out the information about the state of the processor (“cycle type”) and its address and data busses. Two main classes of processor cycle types are processor active, where active power is consumed, and processor idle, where idle power is consumed. The processor idle state represents an off-chip memory request. The number of cycles that the processor remains idle depends on L2 cache and memory model access times. L2 cache, when present, is always accessed before the main memory and so is active on every memory access request. On L2 cache miss, main memory is accessed. Memory model accounts for energy spent during the memory access. The interconnect energy model calculates energy consumed by the interconnect and pins based on the number of lines switched during the cycle on the data and address busses. The DC-DC converter energy model sums all the currents consumed each cycle by other system components, accounts for its efficiency loss, and gets the total energy consumed from the battery. The battery model accounts for battery efficiency losses due to the difference between the rated current and discharge current computed the current cycle.

The total energy consumed by the system per cycle is the sum of energies consumed by the processor and L1 cache ($E_{CPU}$), interconnect and pins ($E_{I/O}$), memory ($E_{Mem}$), L2 cache ($E_{L2}$), the DC-DC converter ($E_{DC}$) and the efficiency losses in the battery ($E_{Bat}$):

$$E_{Cycle} = E_{CPU} + E_{I/O} + E_{Mem} + E_{L2} + E_{DC} + E_{Bat}$$

The total energy consumed during the execution of the software on a given hardware architecture is the sum of the energies consumed during the each cycle. Models for energy consumption and performance estimation of each system component are described in the following sections.

A. Processor

The ARM simulator provides a cycle-accurate, instruction-level model for ARM processors and L1 on-chip cache. The model was enhanced with energy consumption estimates based on the information provided by the data sheets. Two power states are considered: active state in which processor is running with the on-chip cache, and the state in which the processor is executing NOPs while waiting to fill the cache.

Note that in the case of StrongARM processor used in this work, the data sheet values for current consumption correspond well to the measured values. Wan [26] extended StrongARM processor model with base current costs for each instruction. The average power consumption for most of the instructions is 200mW measured at 170MHz. Load and store instructions required 260mW each. Because the difference in energy per instruction is minimal, it can be expected that the average power consumption value from the data sheets is on the same level of accuracy as the instruction-level model. Thus we can use data sheet values to derive equivalent capacitances for the StrongARM. Note that for other processors data sheet values would need to be verified by measurement, as often data sheet values report the maximum power consumption, instead of typical.

When the processor is executing with the on-chip cache, it consumes the active power specified in the data sheet $P_{on}$ measured at given voltage $V_{on}$, and frequency of operation $f_{on}$. Total equivalent active capacitance within the processor, $C_{CPU, a}$, is estimated as:

$$C_{CPU,a} = \frac{P_{on}}{V_{on}^2 f_{on}}$$

The amount of energy consumed by processor and L1-cache at specified processor cycle time $T_{cycle}$ and CPU core voltage $V_{cc}$ is:

$$E_{CPU,active} = P_{CPU,a} T_{cycle} = C_{CPU,a} V_{cc}^2$$

When there is an on-chip cache miss, the processor stalls and executes NOP instructions which consume less power. $C_{CPU,NOP}$ can be estimated from the power consumed during execution of NOPs $P_{CPU,NOP}$ at voltage $V_{on}$ and frequency $f_{on}$:

$$C_{CPU,NOP} = \frac{P_{CPU,NOP}}{V_{on}^2 f_{on}}$$

The energy consumed within processor core per cycle while executing NOPs is:

$$E_{CPU,NOP} = C_{CPU,NOP} V_{cc}^2$$

B. Memory and L2 cache

The processor issues an off-chip memory access when there is a L1 cache miss. The cache-fill request will either be serviced by
the L2 cache if one is present in the design or directly from
the main memory. On L2 cache miss, a request is issued to the
processor to fetch data from the main memory. Data sheets speci-
cify the memory and L2 cache access times, and energy consumed
during active and idle states of operation.

Memory access time, \( T_{\text{mem}} \), is scaled by the processor cycle
time, \( T_{\text{cycle}} \), to obtain the number of cycles the processor has
to wait to serve a request, \( N_{\text{wait}} \) (Equation 6). Wait cycles are defined for two
different types of memory accesses: sequential and non-sequential. Sequential access is at the address immediately
following the address of the previous access. In burst type
memory the sequential access is normally a fraction of the first,
non-sequential, access.

\[
N_{\text{wait}} = \frac{T_{\text{mem}}}{T_{\text{cycle}}} \tag{6}
\]

Two energy consumption states are defined for each type of
memory: active and idle. Energy consumed per cycle while
memory is in active state at supply voltage \( V_{dd} \) is a function of equivalent active capacitance, voltage of operation
and number of total access cycles \( (N_{\text{wait}} + 1) \):

\[
E_{\text{Mem,active}} = \frac{C_{\text{mem}} V_{dd}^2}{N_{\text{wait}} + 1} \tag{7}
\]

Active memory capacitance, \( C_{\text{mem}} \), can be estimated from the
active power specified in the data sheet, \( P_{\text{mem}} \), measured at
voltage \( V_m \) and frequency \( f_m \):

\[
C_{\text{mem}} = \frac{P_{\text{mem}}}{V_m f_m} \tag{8}
\]

Idle state can be further subdivided into multiple states that
describe modes of operation for different types of memories. For
example, DRAM might have two idle states: refresh and sleep.
The designer specifies the percentage of the time \( \rho_i \) memory
spends in each idle state. Total idle energy per cycle for memory
is:

\[
E_{\text{Mem,idle}} = T_{\text{cycle}} \sum_{i=0}^{N_{\text{idle}}} P_i \rho_i \tag{9}
\]

where \( P_i \) is power consumption in idle state \( i \). Both RAM and
ROM are represented with the same memory model, but with
different parameters.

The L2 cache access time and energy consumption are treated
the same way as any other memory. L2 cache organization is
determined from the number of banks, lines per bank, and words
per line. Line replacement can follow any of the well-known
replacement policies. Cache hit rate is strongly dependent on
its organization, which in turn affects the total memory access
time and the energy consumption. Note that we are simulating
details of the L2 cache access, and thus know the exact L2 cache
miss rate.

\section*{C. Interconnect and Pins}

The interconnects on the PCB can contribute a large portion
of the off-chip capacitance. Capacitance per unit length of the
interconnect is a parameter in the energy model that can
be obtained from the PCB manufacturer. The length of an
interconnect can be estimated by the designer based on the
approximate placement of the selected components on the PCB.
Pin capacitance values are reported on the data sheets.

For each component the average length of the clock line, data
and address buses between the processor and the component
are provided as one of the input simulation parameters. Hence,
the designer is free to use any wire-length estimate [14] or measure-
ment. The interconnect lengths used in our simulation of
SmartBadge come from the prototype board layout.

The total capacitance switched during one cycle is shown in
Equation 10. It depends on the capacitance of one interconnect
line and the pins attached to it, \( C_{\text{switch}} \), and the number of
lines switched during the cycle, \( N_{\text{switch}} \):

\[
C_{\text{line}} = N_{\text{switch}} C_{\text{switch}} \tag{10}
\]

The total energy consumed per cycle, \( E_{\text{Line}} \), is a function
of the voltage swing on the lines that switched, \( V_{dd} \), total
 capacitance switched, \( C_{\text{line}} \), and the total time to access the
memory, \( N_{\text{wait}} + 1 \):

\[
E_{\text{Line}} = \frac{C_{\text{line}} V_{dd}^2}{N_{\text{wait}} + 1} \tag{11}
\]

\section*{D. DC-DC Converter}

DC-DC converter losses can account for a significant fraction
of the total energy consumption. Figure 3 from the datasheets
shows the dependence of efficiency on the DC-DC converter
output current. Total current drawn from the DC-DC converter

\begin{center}
\begin{figure}[h]
\centering
\includegraphics[width=0.8\textwidth]{figure3.png}
\caption{DC-DC Converter Efficiency}
\end{figure}
\end{center}

by the system each cycle, \( I_{\text{out}} \), is a sum of the currents drawn
each system component. A component current, \( I_c \), is defined by:

\[
I_c = \frac{E_c}{V_{dc,\text{cycle}}} \tag{12}
\]

where \( E_c \) is the energy consumed by the component during cycle
of length \( T_{\text{cycle}} \) at operating voltage \( V_c \).

Total current drawn from the battery, \( I_{\text{bat}} \), can be calculated as:

\[
I_{\text{bat}} = \frac{I_{\text{out}}}{\eta_{\text{DC}}} \tag{13}
\]

Efficiency, \( \eta_{\text{DC}} \), can be estimated using linear interpolation from
the data points derived from the output current versus efficiency
plot in the data sheet. From our experience, a table with 20
points derived from the data sheets gives enough information
for accurate linear estimation of values not directly represented
in the table.

Total energy DC-DC converter draws out of the battery each
cycle is:

\[
E_{\text{DC,\text{bat}}} = I_{\text{bat}} V_{\text{bat}} T_{\text{cycle}} \tag{14}
\]

The energy consumed by the DC-DC converter, \( E_{\text{DC}} \), is differ-
ence between the energy provided by the battery, \( E_{\text{DC,\text{bat}}} \) and
the energy consumed from the DC-DC converter by all other
components, \( E_{\text{out}} \):

\[
E_{\text{DC}} = E_{\text{DC,\text{bat}}} - E_{\text{out}} \tag{15}
\]
E. Battery Model

The main battery characteristic is its rated capacity measured in mWhr. Since total available battery capacity varies with the discharge rate, manufacturers specify plots in the datasheets with discharge rate versus battery efficiency similar to the one shown below.

![Battery Efficiency](image)

The discharge rate (or discharge current ratio) is given by:

$$R_t = \frac{I_{ave}}{I_{rated}}$$

where $I_{rated}$, the rated discharge current, is derived from the battery specification and $I_{ave}$ is the average current drawn by the DC-DC converter. As battery cannot respond to instantaneous changes in current, a first order time constant $\tau$ is defined to determine the short-term average current drawn from the battery [23]. Given $\tau$, and processor cycle time $T_{cycle}$, we can compute $N_{bat}$, the number of cycles over which average DC-DC current is calculated:

$$N_{bat} = \frac{\tau}{T_{cycle}}$$

then, $I_{ave}$ is computed as:

$$I_{ave} = \frac{1}{N_{bat}} \sum_{cycle=1}^{N_{bat}} I_{system}(cycle)$$

where $I_{system}$ is the instantaneous current drawn from the battery. With discharge current ratio, we estimate battery efficiency using battery efficiency plot such as the one shown in Figure 4. The total energy loss of the battery per cycle, $E_{bat}$, is the product of energy drained from the battery by the system with the efficiency loss $(1 - \eta_{bat})$:

$$E_{bat} = (1 - \eta_{bat}) I_{ave} V_{bat} T_{cycle}$$

Given the battery capacity model described above, battery estimation is performed as follows. First, the designer characterizes the battery with its rated capacity, the time constant and the table of points describing the discharge plot similar to the one shown in Figure 4. During each simulation cycle discharge current ratio is computed from the rated battery current and average DC-DC current calculated from the last $N_{bat}$ cycles. Efficiency is calculated using linear interpolation between the points from the discharge plot. Total energy drawn from the battery during the cycle is obtained from Equation 19. Lower efficiency means that less battery energy remains and thus the battery lifetime is proportionally lower. For example, if battery efficiency is 60% and its rated capacity is 100mAhr at 1V, then the battery would be drained in 12 minutes at average DC-DC current of 300mA. With efficiency of 100% the battery would last 1 hour.

IV. Validation of the Simulation Methodology

We validated the cycle-accurate power simulator by comparing the computed energy consumption with measurements on the SmartBadge prototype implementation. The SmartBadge prototype consists of the StrongARM-1100 processor, DC-DC Converter, FLASH and SRAM on a PCB board. All the components except the CPU core are powered through the 3.3V supply line. CPU core runs on 1.5V supply. DC-DC converter is powered by the 3.5V supply. DC-DC converter efficiency table contains 22 points derived from the plot shown in Figure 3. Stripline interconnect model is used with 1.6pF/cm capacitance calculated based on the PCB board characteristics [13]. Table I shows other system components. Average current consumed by the processor’s power supply and the total current drawn from the battery are measured with digital multimeters. Execution time is measured using the processor timer.

![Average Processor Core and Battery Currents](image)

**Table I**

<table>
<thead>
<tr>
<th>Component</th>
<th>Cycle T. (ns)</th>
<th>Active P (mW)</th>
<th>Idle P (mW)</th>
<th>Pin Cap. (pF)</th>
<th>Line L. (cm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA-100</td>
<td>600</td>
<td>400</td>
<td>170</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>FLASH (1MB)</td>
<td>80</td>
<td>74</td>
<td>0.8</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>SRAM (128)</td>
<td>95</td>
<td>56</td>
<td>0.01</td>
<td>8</td>
<td>3</td>
</tr>
</tbody>
</table>

Industry standard Dhrystone benchmark is used as a vehicle for methodology verification. Measurements and simulations have been done for ten different operating frequencies of SA-1100 and SA-110 processors. Dhrystone test case is run 10 million times, 445 instructions per loop. Simulations ran on HP Vectra PC with Pentium II MMX 300 MHz processor and 128 MB of memory. Hardware ran 450 times faster than the simulations without the energy models. Simulations with energy models were slightly slower (about 7%). Figure 5 show average processor core and battery currents. Average simulation current is obtained by dividing the total energy consumed by the processor core or the battery with their respective supply voltages and the total execution time.

Simulation results are within 5% of the hardware measurements for the same frequency of operation. The methodology presented in this paper for cycle-accurate energy consumption simulation is very accurate and thus can be used for architecture design exploration in embedded system designs. An example of such exploration is presented next.
V. Embedded MPEG Decoder System Design Exploration

The primary motivation for the development of cycle-accurate energy consumption simulation methodology is to provide an easy way for embedded system designers to evaluate multiple hardware and software architectures with respect to performance and energy consumption constraints. In this section we will present an application of the simulation methodology to embedded MPEG video decoder system design exploration. The MPEG decoder design consists of the processor, the off-chip memory, the DC-DC converter, output to the LCD display, and the interface to the source of the MPEG stream. The input and output portions of the MPEG decoder design will not be considered at this point. We focus on selection of memory hierarchy that is most energy efficient.

<table>
<thead>
<tr>
<th>Name</th>
<th>First Acc. (ns)</th>
<th>Burst Acc. (ns)</th>
<th>Active Per (pF)</th>
<th>Idle Per (nF)</th>
<th>Line Cap. (pF)</th>
<th>Pin Cap. (pF)</th>
<th>Manuf.</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLASH</td>
<td>80</td>
<td>N/A</td>
<td>75</td>
<td>0.9</td>
<td>4.8</td>
<td>4.8</td>
<td>TDK</td>
</tr>
<tr>
<td>BSFLASH</td>
<td>80</td>
<td>40</td>
<td>600</td>
<td>2.5</td>
<td>4.8</td>
<td>4.8</td>
<td>TI</td>
</tr>
<tr>
<td>SRAM</td>
<td>90</td>
<td>N/A</td>
<td>185</td>
<td>0.1</td>
<td>8</td>
<td>8</td>
<td>Toshiba</td>
</tr>
<tr>
<td>SRAM</td>
<td>90</td>
<td>45</td>
<td>995</td>
<td>1.7</td>
<td>8</td>
<td>8</td>
<td>Hitachi</td>
</tr>
<tr>
<td>SRAM</td>
<td>90</td>
<td>15</td>
<td>420</td>
<td>2.0</td>
<td>8</td>
<td>8</td>
<td>Hitachi</td>
</tr>
<tr>
<td>L2 cache</td>
<td>20</td>
<td>10</td>
<td>1885</td>
<td>36</td>
<td>3.2</td>
<td>5</td>
<td>Netacor</td>
</tr>
</tbody>
</table>

The characteristics of memory components considered are shown in Table II. Two different instruction memories were evaluated – low-power FLASH and power-hungry burst FLASH. We looked at three different data memories – low-power SRAM, faster burst SRAM and very power-hungry burst SRAM. Both instruction and data memories are 1MB in size. We considered using L2 cache in addition to L1 cache. Unified L2 cache is 256Kb, 4-way set associative. The hardware configurations simulated are shown in Table III. The MPEG video decode sequence we used has 12 frames running at 30 frames/second, with two I, three P and seven B-frames. We found that the results obtained with a shorter video sequence matched well the results obtained with the longer trace.

<table>
<thead>
<tr>
<th>Name</th>
<th>Instruction Memory</th>
<th>Data Memory</th>
<th>L2 cache</th>
<th>Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>Original</td>
<td>FLASH</td>
<td>SRAM</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>L2 cache</td>
<td>FLASH</td>
<td>SRAM</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>Burst SRAM</td>
<td>BSFLASH</td>
<td>BFLASH</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>Burst SRAM</td>
<td>BFLASH</td>
<td>REDRAM</td>
<td>no</td>
<td></td>
</tr>
</tbody>
</table>

Figure 6 shows the amount of time each system component is active during the MPEG decode and the amount of energy consumed. The original configuration is limited by the bandwidth of data memory. L2 cache is very fast, but also consumes too much energy. Burst SRAM design fully solves the memory bandwidth problem with least energy consumption. Instruction memory constitutes a very small portion of the total energy due to the relatively large L1 cache in comparison to the MPEG code size. The DC-DC converter consumes a significant amount of total energy and thus should be considered in system simulations. We conclude from this example that using faster and more power-hungry memory can be energy efficient.

The analysis of peak energy consumption and the fine tuning of the architectures can be done by studying the energy consumption and the memory access patterns over a period of time. Figure 7 shows the energy consumption over time of the processor with burst FLASH and SRAM. Peak energy consumption can reach twice the average consumption, so the thermal characteristics of the hardware design, the DC-DC converter and the battery have to be specified accordingly.

For best battery utilization, it is important to match the current consumption of the embedded system to the discharge characteristic of the battery. On the other hand, the more capacity battery has, the heavier and more expensive it will be. Figure 8 shows that the instantaneous battery efficiency varies greatly over time with MPEG decode running on the hardware described above.

Lower capacity batteries have larger efficiency losses. Figure 9 shows that the total decrease in battery lifetime when
continually running MPEG algorithm on a battery with lower rated discharge current can be as high as 16%. The battery’s time constant was set to $\tau = 1\, \text{ms}$.

The design exploration example presented in this section illustrates how the methodology for cycle-accurate energy consumption simulation can be used to select and fine-tune hardware configurations that gives the best trade-off between performance and energy consumption.

The main limitation of cycle-accurate energy simulator is that the impact of code optimizations is not easily evaluated. For example, in order to evaluate energy efficiency of two different implementations of a particular portion of software, the designer would need to obtain cycles-by-cycle plots and then manually relate cycles to the software portion of interest. The profiling methodology presented next addresses this limitation.

**VI. PROFILING OF SOFTWARE ENERGY CONSUMPTION**

The profiler architectur is shown in Figure 10. Shaded portion represents the extension we made to the cycle-accurate energy simulator to enable code profiling. Profiling for energy and performance enables designers to identify those portions of their source code that need to be further optimized in order to either decrease energy consumption, increase performance or both. Our profiler enables designers to explore multiple different hardware and software architectures, as well as to do statistical analysis based on the input samples. In this way the design can be optimized for both energy consumption and performance based on the expected input data set.

The profiler operates as follows. Source code is compiled using a compiler for a target processor (e.g. application or operating system code). The output of the compiler is the executable that the cycle-accurate simulator executes (represented in this figure as assembly code that is input into the simulator) and a map of locations of each procedure in the executable that a profiler uses to gather statistics (the map is correspondence of assembly code blocks to procedures in “C” source code). In order to increase the simulation speed, a user-defined profiling interval is set, so that the profiler gathers statistics only at predetermined time increments. Usually an interval of 1$\mu$s is sufficient. Note that longer intervals will give slightly faster execution time, with a loss of accuracy. Very short intervals (on the other of a few cycles) have larger calculation overhead. For example, energy consumption calculation gives approximately 10% overhead to standard cycle-accurate performance simulation.

During each cycle of operation, the cycle-accurate energy consumption simulator calculates the current total execution time and energy consumption of all system components as shown in Equation 1. The profiler works concurrently with the cycle-accurate simulator. It periodically samples the simulation results (using sample interval specified by the user) and maps the energy and performance to the function executed using information gathered at the compile time. Once the simulation is complete, the results of profiling can be printed out by the total energy or time spent in each function.

<table>
<thead>
<tr>
<th>Name</th>
<th>Cumulative (mWhr)</th>
<th>Self (mWhr)</th>
</tr>
</thead>
<tbody>
<tr>
<td>main</td>
<td>3.20E-01</td>
<td>2.52E-02</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hybrid</td>
<td>6.71E-02</td>
<td>6.20E-02</td>
</tr>
<tr>
<td>SubBandSynthesis</td>
<td>3.72E-02</td>
<td>3.67E-02</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>taramo</td>
<td>2.75E-02</td>
<td>2.74E-02</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>1.60E-02</td>
<td>1.60E-02</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>decodeinfo</td>
<td>3.74E-03</td>
<td>3.73E-03</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>3.90E-06</td>
<td>3.90E-06</td>
</tr>
</tbody>
</table>

**TABLE IV**

Sample Energy Profiling

...
spend the most energy: 0.0671 mW h. Looking at the entry for III hybrid, it is easy to see that the largest portion of energy is consumed by its child, inv_dctl. Therefore, the procedures to focus optimization on are inv_dctl and SubBandSynthesis. Although in this example we showed source code profile of total battery energy consumption, the profiler can report energy consumption for any system component, such as SRAM or the interconnect.

The profiler allows for fast and accurate evaluation of software and hardware architectures. Most importantly, it gives good guidance to the designer during the design process without requiring manual intervention. In addition, the profiler accounts for all embedded system components, not just the processor and the L1 cache as most general-purpose profilers do. In the next section we present a real design example that uses the profiler to guide the implementation of the source code optimizations described earlier for the MP3 audio decoder running on the SmartBadge.

VII. OPTIMIZING MP3 AUDIO DECODER

The block diagram of the MPEG Layer III audio decoding algorithm (MP3) is shown in Figure 11. It consists of three blocks: frame unpacking, reconstruction, and inverse mapping. The first step in decoding is synchronizing the incoming bitstream and the decoder. Huffman decoding of the subband coefficients is performed before requantization. Stereo processing, if applicable, occurs before the inverse mapping which consists of an inverse modified cosine transform (IMDCT) followed by a polyphase synthesis filterbank. We obtained the original MP3 audio decoder software from the International Organization for Standardization [28]. Our design goal was to obtain real-time performance with low energy consumption while keeping in full compliance with the MPEG standard.

![Fig. 11. MP3 Audio Decoder Architecture](image)

Given the limited compiler support available [36], our approach to code optimization is based on manual code re-writing and optimization guided by our profiler. Code transformation are applied in layers, starting from a high level of abstraction and moving down to very detailed and architecture-specific optimization. In the next three subsections, we will describe in detail the three optimization layers, moving from high to low abstraction. The results of optimizations applied to the MP3 decoder will be presented in the last subsection. Note that all the optimizations presented in the following subsections were performed manually.

A. Algorithmic optimization

The top layer in the optimization hierarchy targets algorithms. The original specification is first profiled to identify all computational kernels, i.e., the procedures where most time and power are spent. Each computational kernel is then analyzed from a functional viewpoint. Then, the alternative algorithms for implementing the same functionality are considered and compared with the original one. At this level of abstraction, we consider only high-level estimators of algorithmic efficiency (such as number of basic operations).

Our approach to algorithmic optimization in MP3 decoding has been conservative. First, we focused on just one computational kernel where a large fraction of run time (and power) was spent, namely the subband synthesis. Second, we did not try to develop new original algorithms but we used previously published algorithmic enhancements [29], [30] that are still fully compliant to the MPEG standard. The new algorithm incorporates an integer implementation of the scaled Chen discrete cosine transform (DCT) instead of a generic DCT in the polyphase synthesis filterbank. The use of a scaled DCT reduces the DCT multiply count by 28%.

B. Data optimization

At a lower level of abstraction than the algorithmic level, we optimize code by changing the representation of the data manipulated by the algorithms. The main objective is to match the characteristics of the target architecture with the processed data. In our case, the executable specification of the MPEG decoder performed most computations using doubles, while the processor SA-1100 has no hardware floating point support. As a result, a direct implementation of the decoding algorithm, even after algorithmic optimization, was unacceptably slow and power-consuming. Trying to reduce the precision of floating point computation, such as discussed in [31], would have helped only marginally as the processor would have to emulate in software all the floating point operations.

To overcome this problem, we developed a fixed-precision library and we implemented all computational kernels of the algorithm using fixed precision numbers. The number of decimal digits can be set at compile time. The ARM architecture is designed to support computation with 32-bit integers with maximum efficiency. Hence, little can be gained by reducing data size below 32 bits. On the other hand, when multiplying two 32-bit numbers, the result is a 64-bit number and directly truncating the result of a multiplication to 32 digits frequently leads to incorrect results because of overflow. To increase robustness, 64-bit numbers have been used for fixed-point computation. This data type is supported by the ARM compiler through the definition of a long long integer type. Computing with long long integers is less efficient than using 32-bit integers, but results are accurate and the risk of overflow is minimized.

Data optimization produced significant energy savings and speedups for almost all computational kernels of MP3 without any perceivable degradation in quality. The fixed-point library developed for this purpose contains macros for conversion from fixed-point to floating point, accuracy adjustment, elementary function computation.

C. Instruction flow optimization

Moving further down in abstraction level, the third layer of optimizations targets low-level instruction flow. After extensive profiling, the most critical loops are identified and carefully analyzed. Source code is then re-written to make computation more efficient. Well-known techniques such as loop merging, unrolling, software pipelining, loop invariant extraction, etc. [36], [35] have been applied. In the innermost loops, code can be written directly as inline assembly, to better exploit specialized instructions.

Instruction flow optimizations have been extensively applied in the MP3 decoder, obtaining significant speedup. We do not describe these optimizations in detail because they are common knowledge in the optimizing compilers literature [36], [35]. However, in our case most optimizations were performed manually due to lack of support by the ARM compiler.

A simple example of this class of transformation is the use of the multiply-accumulate instruction (MLAL) available in the ARM SA-1100 core. The inner loops of subband synthesis and
inverse modified cosine transform (the two key computational kernels of MP3 decoder), contain matrix multiplications which can be implemented efficiently with multiply-accumulate. In this case, we forced the ARM compiler to use the MLAL instruction by inlining it in assembly.

D. Results of MP3 audio decode optimization

Table V shows the top three functions in energy consumption for each code revision we worked on. The original code has a very large overhead due to floating-point emulation - about 80% of energy consumption. The next largest issue is the redesign of SubBandSynthesis function that implements the polyphase synthesis filterbank. The details of each optimization type, namely algorithmic, data and instruction-level optimizations, have been presented above.

<table>
<thead>
<tr>
<th>Original Code</th>
<th>Instruction</th>
<th>Algorithmic</th>
<th>Combined</th>
</tr>
</thead>
<tbody>
<tr>
<td>Floating Pt.</td>
<td>80.31%</td>
<td>10.31%</td>
<td>1.42%</td>
</tr>
<tr>
<td>SubBandSynthesis</td>
<td>11.82%</td>
<td>1.12%</td>
<td>5.62%</td>
</tr>
<tr>
<td>Partial Stereo</td>
<td>18.32%</td>
<td>7.22%</td>
<td>7.87%</td>
</tr>
</tbody>
</table>

The final MP3 audio decoder compliance to the MPEG standard has been tested as a function of precision for fixed-point computation. We used the compliance test provided by the MPEG standard [32], [33]. The range of RMS error between the samples defines the compliance level. Table VIII shows that results. Clearly, the larger number of precision bits results in better compliance. In our final MP3 audio decoder we used 27 bits precision.

<table>
<thead>
<tr>
<th>Precision # bits</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>18</td>
<td>None</td>
</tr>
<tr>
<td>20</td>
<td>Partial</td>
</tr>
<tr>
<td>27</td>
<td>Full</td>
</tr>
</tbody>
</table>

Using our design tools to guide software optimization process we have been able to increase performance by 92% while decreasing energy consumption by 77%, with full compliance to the MP3 audio decode standard.

VIII. Conclusions

We developed a methodology for cycle-accurate simulation of performance and energy consumption in embedded systems. Accuracy, modularity and ease of integration with the instruction-level simulators widely used in industry make this methodology very applicable to the embedded system hardware and software design exploration. Simulation is found to be within 5% of the hardware measurements for Dhrystone benchmark. We presented MPEG video decoder embedded system design exploration as an example of how our methodology can
be used in practice to aid in the selection of the best hardware configuration.

We have also developed a tool for profiling energy consumption of software in embedded systems. Profiling results enabled us to quickly and easily target the redesign of the MP3 audio decoder software. Our final MP3 audio decoder is fully compliant with the MPEG standard and runs in real time with low energy consumption. Using our design tools we have been able to increase performance by 92% while decreasing energy consumption by 77%.

IX. Acknowledgments

The authors would like to thank Mat Hans for his help with the MP3 audio. In addition, we would like to thank Mark Smith and Malena Marzina for their help with the SmartBarge. This work was sponsored by the Hewlett-Packard Laboratory, ARPA/MARCO GSRC and NSF grant CCR-9901190.

References

[3] CoWare, CoWareWeb www.coware.com/fsc.html.